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1Parameterized and DC-compliant small-signal
macromodels of RF circuit blocks
Salvatore Bernardo Olivadese, Gianni Signorini, Stefano Grivet-Talocia, Senior Member, IEEE, Pietro Brenner
Abstract—This paper presents a new approach for the gener-
ation of reduced-order compact macromodels of analog circuit
blocks in highly integrated Radio Frequency (RF) and Analog-
Mixed-Signal (AMS) design. The circuits under investigation
are designed and assumed to operate at certain bias points,
where they should perform as linear as possible. So, they can be
well approximated to first order by linearized transfer function
models, assuming small-signal excitation around these operating
points. This work concentrates on a number of key aspects.
First, a fully-parameterized macromodeling flow is described,
for the closed-form inclusion of external geometrical or de-
sign parameters in the macromodel responses. This aspect is
important for fast optimization, design centering, and what-
if analyses. Second, a parameterized DC correction strategy is
presented, in order to guarantee that the DC response of the
linearized macromodel matches to machine precision the true DC
responses of the original circuit block. This aspect is fundamental
when the macromodel is used in a system-level simulation deck
that combines linearized and fully nonlinear models of other
components. The main result of proposed approach is a SPICE-
compatible reduced-order macromodel that can replace complex
transistor-level circuit blocks plus passive interconnect networks,
thus enabling dramatic speedup in transient system-level analyses
and Signal Integrity verifications.
Index Terms—Macromodeling, active and passive device mod-
eling, analog/mixed-signal, behavioral modeling, CAD modeling,
compact circuit modeling, linearization techniques, rational ap-
proximation, reduced order modeling, RF and mixed signal IC
design, RF device modeling and characterization, signal integrity.
I. INTRODUCTION AND MOTIVATION
Compact portable devices, such as smartphones and tablets,
represent one of the dominant segments in the market of
consumer electronics. Customer expectations as well as com-
petition are the major drivers for the suppliers of such devices,
who are forced to lower the costs and to continuously improve
the performance of systems that are extremely compact in
physical size, yet almost as powerful as modern laptop com-
puters. This push for performance imposes stringent high level
constraints during the entire design flow, and requires fast and
reliable system-level verification in the early design stages to
meet the required time to market.
Analog/RF System On Chip (SoC) has emerged as a suc-
cessful integration approach for meeting the above perfor-
mance and miniaturization goals. Different Digital, Analog
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Mixed/Signal (AMS) and (especially in mobile communication
ICs) many Radio Frequency (RF) Circuit Blocks (CB) coexist
on a single chip substrate, providing all necessary function-
alities within a very compact volume [1], [2]. This proximity
is often the root cause for Signal and Power Integrity prob-
lems, due to a great variety of possible coupling mechanisms
(e.g., inductive, capacitive, substrate) that may occur between
subsystems that are intended to be functionally isolated. Huge
efforts are therefore spent during the entire design phase, in
order to minimize inter-block couplings and interference [3].
Once a prototype design is available, extensive numerical
simulations are required using suitable models for all CB’s to
verify the proper functioning of the entire system, under the
great variety of operating conditions which must be supported.
When full transistor level descriptions or even layout-extracted
netlists are used for such simulations, the overall circuit com-
plexity requires tremendous computational resources in terms
of memory and runtime. In several situations, however, the
dynamic response of individual CB’s can be approximated by
suitable reduced-order behavioral macromodels, which once
validated against the full transistor level netlist, may offer an
excellent solution for drastically reducing the overall runtime
of system-level simulations.
Several approaches have been proposed for the identification
of nonlinear behavioral models of CB’s. These techniques
range from Volterra series approximation [4], [5] and classical
Wiener or Hammerstein model identification [6], to more
recent approaches based on X-parameters [7]. As for appli-
cations, behavioral models have been applied both to single
devices [8] and to complete CB’s [9]. The above techniques
aim at a full representation of nonlinear and dynamic effects
of the CB under modeling. In this work, we have a simpler
objective. Our targets are those building blocks, such as Low
Noise Amplifiers (LNA), Operational Amplifiers (OA), Low
Dropout regulators (LDO), or programmable filters, that are
designed to operate almost linearly around their operation
point. The nonlinear effects of such structures are deliberately
weak by design [10]. Therefore, after a suitable verification of
this local linearity (which is in fact part of the design flow),
we derive reduced-order linear transfer function macromodels
that provide a linear approximation to the broadband dynamic
response of the transistor level CB, provided that small-signal
operation holds. The Reader is referred to [11], [12] and
references therein for a general discussion on the best linear
approximation of weakly nonlinear systems.
Since the proposed macromodeling approach is based on a
linearized representation of the CB responses, we can apply
any of the existing state of the art techniques that have been
2proposed for model identification of linear (passive) structures,
such as filters and electrical interconnects. These methods are
based on rational frequency-domain curve fitting [13]–[15]
applied to measured or simulated time or frequency responses,
and lead to state-space reduced-order equivalents. Whenever
necessary, macromodel passivity can be checked and enforced
using one of the several available algorithms [16]–[19].
Successful application of this rational fitting to small-signal
models of nonlinear CB’s has been demonstrated in [20].
However, particular care must be taken for such structures
in the accurate representation of the DC steady state response,
which must match very accurately the DC response of the
original (transistor-level) CB. A minimal deviation could in
fact lead to wrong biasing conditions when multiple macro-
models of different CB’s are interconnected in a complete
transceiver chain, resulting in incorrect results. This problem
has been discussed in [21], where a small-signal DC compliant
macromodeling technique was presented. This approach is
based on the assumption that the bias conditions, hence
the operating point, are fixed. Several applications, however,
require the biasing conditions to change as a result of device
programmability, e.g., for fine control on power consumption.
This would require, in a verification stage, to recompute the
behavioral macromodel for any different biasing condition,
resulting in an inefficient modeling and simulation flow.
In this paper, we present a new parameterized behavioral
modeling approach that is able to: i) reliably compute a
reduced order small-signal macromodel of linearized CB; ii)
enforce the DC response of the reduced equivalent to match
exactly the DC response of the original CB; iii) include in
the macromodel coefficients a closed-form parameterization in
terms of both biasing conditions, e.g., the nominal Vdd applied
to the CB, and even additional design or operation parameters,
e.g., temperature or process variables.
The approach presented here builds on existing param-
eterized curve fitting approaches that are available in the
literature [22]–[30]. Our focus is to show what modifications
are needed in these (general-purpose) algorithms in order to
guarantee at the same time a good parameterization and full
DC compliance. The novel contributions of this work are
• a parameterized DC enforcement scheme, realized
through suitable equality constraints embedded in the
macromodel identification;
• the extension of the DC correction [21] to the parame-
terized case;
• the combination of above DC enforcement and correc-
tion schemes with existing parameterized macromodeling
engines in order to derive DC-compliant parameterized
small-signal reduced-order macromodels;
• a feasibility analysis of proposed small-signal linear
transfer function modeling for several CB of interest in
Analog/RF SoC.
This paper is organized as follows. Section II states the
main problem, revises some background information, and sets
notation. Section III presents our proposed parameterized and
DC-compliant macromodel extraction technique. Section IV
illustrates the method through various examples. Section V
discusses applicability and limitations of proposed approach.
Finally, Section VI draws conclusions and suggests future
research directions.
II. BACKGROUND AND PROBLEM STATEMENT
We consider a generic nonlinear and dynamic Circuit Block
(CB) represented by the following state-space equations [31]
x˙(t;λ) = f(x(t;λ), u(t);λ) (1)
y(t;λ) = g(x(t;λ), u(t);λ) (2)
where u, y ∈ RP denote system inputs and outputs, x ∈ RQ
is an internal state vector, and x˙ indicates the time derivative
of the state vector. In (1), the vector λ ∈ Rρ collects the ρ
physical or design parameters, which the circuit block response
depends on and are the main subject of this investigation. Note
that both state and output equations may depend on λ, inducing
a parameter dependence on their solution. Therefore, state
x(t;λ) and output y(t;λ) vectors are multivariate functions of
time t and parameters λ. We assume that inputs are invariant
for each geometrical or physical configuration of the system,
so that u(t) does not depend on λ.
A. Linear Transfer Function Models
For AMS and RF applications, several circuit blocks, such
as Low Noise Amplifiers (LNA’s) or programmable active
filters, are designed to operate almost linearly when suitably
biased and excited by small-signal inputs within the maximum
allowed range of input power. Under these conditions, input,
output and state vectors can be represented as a superposition
of constant DC terms UDC , XDC(λ), YDC(λ) and small-
signal time dependent terms u˜(t), x˜(t;λ), y˜(t;λ).
If the small-signal input u˜(t) is switched off and only
the constant DC bias is applied, we have x˙(t;λ) = 0
uniformly for each instance of the parameter vector λ.
The corresponding solution of (1)-(2) leads to the defini-
tion of the parameter-dependent DC operating point as a
triplet UDC , XDC(λ), YDC(λ), which can be easily computed
through a direct DC sweep of the transistor-level circuit block,
covering the desired range of the parameter vector.
Conversely, when the small-signal input is switched on, a
first-order Taylor expansion of both state (1) and output (2)
equations leads to
˙˜x(t;λ) ≈ A(λ)x˜(t;λ) +B(λ)u˜(t), (3)
y˜(t;λ) ≈ C(λ)x˜(t;λ) +D(λ)u˜(t), (4)
where A(λ) ∈ RQ×Q, B(λ) ∈ RQ×P , C(λ) ∈ RP×Q and
D(λ) ∈ RP×P denote parameter-dependent state-space matri-
ces defining the small-signal Linear Transfer Function Model
(LTFM) of the CB around the specified bias conditions, with
frequency- and parameter-dependent input-output response
H(s;λ) = C(λ)(sI−A(λ))−1B(λ) +D(λ). (5)
The elements of these state matrices are formally defined
as partial derivatives of the various components of (1)-(2)
evaluated at the current DC point.
3B. Frequency and Time-domain macromodeling
The standard approach for the characterization of the small-
signal input-output behavior of the CB is to extract a set of
frequency- and parameter- dependent small-signal Scattering
S(ω;λ), Admittance Y(ω;λ) or Impedance Z(ω;λ) param-
eters, in the following collectively denoted as H(ω;λ) through
a set of small-signal AC analyses. Standard circuit solvers of
the SPICE class are able to perform this operation only for
discrete values of frequency
ω ∈ {ω̂ν , ν = 1, . . . , N} (6)
and parameters
λ ∈ {λ̂k, k = 1, . . . ,K}, (7)
resulting in a set of P × P complex matrices
Ĥν,k = H(ω̂ν ; λ̂k) . (8)
Throughout this paper, we denote with a hat Ẑ any quantity
Z that is available from a direct solution of the original
transistor-level CB via, e.g., a SPICE run. This includes also
the computed DC operating points for the state and the output
vectors over the parameter grid
X̂DC,k = XDC(λ̂k) (9)
ŶDC,k = YDC(λ̂k) . (10)
The discrete samples (8) of the linearized system response
provide an excellent approximation of the system behavior for
design and verification purposes, as long as this verification
is conducted in the frequency domain and for the available
parameter values λ̂k. However, if the CB response is required
for an arbitrary parameter configuration λ∗ that is not part of
the discrete set {λ̂k}, a new extraction is required by solving
the original CB system (1)-(2). For complex CB’s and for
repeated parameter instances this approach may be overly
time-consuming.
If the verification has to be performed in the time-domain,
a frequency-to-time conversion is further required. Several
macromodeling approaches are available [13], [15] for per-
forming this conversion and obtaining an approximate state-
space representation in form of (3)-(4) or (5). This process
usually leads to a reduced-order compact system with a
number of states q  Q. Macromodeling approaches are
standard for non-parameterized systems. In our setting, for any
fixed parameter instance λ = λ̂k, the frequency dependence
of the data samples Ĥν,k is approximated by a rational model,
or equivalently a state-space system in form
Hk(s) = Ck(sI−Ak)−1Bk +Dk (11)
by minimizing the macromodel error ‖Hk(ω̂ν)−Ĥν,k‖ in the
desired norm. The Vector Fitting (VF) scheme [13] with all
its possible variants provides an excellent numerical tool.
The standard VF approach however does not solve the
problem of making a compact model available for any desired
values of the parameters λ. Fortunately, an explicit treatment
of the parameter dependence for the derivation of a parameter-
ized macromodel is also possible, using one of the available
parameterized rational curve fitting strategies [22]–[30]. These
methods are able to process collectively the samples (8)
to obtain a multivariate representation of the system as a
parameterized reduced-order macromodel in a form identical
to (5), by minimizing the error ‖H(ω̂ν ; λ̂k)− Ĥν,k‖ over the
entire set of frequency and parameter samples. A more detailed
description of this approach is postponed to Section III.
C. The need for DC correction
Another issue may affect the above described macromodel-
ing flow, possibly making the resulting small-signal parametric
macromodels completely useless when employed in time-
domain transient simulations. In fact, a direct replacement of
the nonlinear CB with the Linear Transfer Function Model
(LTFM) in a transient simulation setup leads to possibly
incorrect biasing, since the small-signal macromodel does not
include any information of the underlying DC operating point.
When excited by constant inputs u(t) = UDC , the LTFM (5)
provides its closed form DC output solution
Y 0DC(λ) = H(0;λ)UDC
= (D(λ)−C(λ)A−1(λ)B(λ))UDC , (12)
which has no relationship with the true DC operating point of
the original nonlinear CB. This information is not embedded in
the LTFM, which only represents the dynamics of small signal
variations around the bias point. This problem becomes severe
when several CB’s are connected together to form a complete
RF transceiver path. If one of the CB models provides the
incorrect DC bias as its output, which is in turn fed to the
input of another block, the latter will not function properly
due to inconsistent biasing, and the entire verification results
will be wrong.
For the non-parametric case, or equivalently for any fixed
instance λ = λ̂k, it was shown in [21] how the correct DC bias
can be recovered by adding suitable constant DC correction
sources at the macromodel ports. Assume that for any discrete
parameter value λ̂k, the correct bias conditions provided by
the input UDC and output ŶDC,k = YDC(λ̂k) are known from
a numerical solution of the original non-linear system. We
compute the DC solution Y 0DC(λ̂k) of the LTFM driven by
the same nominal biasing inputs UDC as in (12), and we form
the difference
∆DC(λ̂k) = ŶDC,k − Y 0DC(λ̂k), (13)
which represents the correction that must be applied to the
DC solution of the LTFM in order to obtain the nominal
CB bias level. The correction terms ∆DC(λ̂k) are applied by
defining an enlarged DC-corrected small-signal macromodel
which embeds the original LTFM and adds at its interface
ports suitable constant sources (see Fig. 1), whose values are
the components of ∆DC(λ̂k). It should be noted that using
constant correction sources will affect and fix the DC point
only, without any effect on the accuracy of the LTFM dynam-
ics around the operating point under small-signal excitation.
The above approach is valid only for a fixed parameter value
λ = λ̂k. Therefore, a new LTF macromodel extraction and a
new computation of the DC correction sources for any new
4Fig. 1. DC point correction for a two port LTFM, assuming a hybrid
configuration with one current-controlled (left) and one voltage-controlled
(right) port. The correct DC bias is set via constant current sources ∆VDC,1
and ∆IDC,2 applied at the input ports of the LTFM. The source values are
provided by the elements of the correction vector (13).
instance of the parameters is required. The main purpose of
this work is to present a general strategy that is able to process
the full set of samples (8), providing a DC-compliant reduced-
order parameterized LTF macromodel that can be directly used
to replace a transistor-level CB for any system-level time-
domain verification and for any arbitrary parameter value λ
within an admissible range.
III. DC-COMPLIANT PARAMETERIZED MACROMODELING
A. Outlook
The proposed strategy for the extraction of a DC-compliant
and parameterized small-signal macromodel can be summa-
rized in the following steps:
1) create a suitable CB characterization test bench in the
adopted circuit simulation environment and apply the
desired biasing circuitry to each CB pin;
2) extract DC bias information ŶDC,k and small-signal
frequency response Ĥν,k of the CB from a set of circuit
simulations of the non-linear system, here represented
by (1)-(2), for a set of discrete parameter values λ ∈
{λ̂k, k = 1, . . . ,K} and at a discrete set of frequencies
ω ∈ {ω̂ν , ν = 1, . . . , N};
3) perform a parameterized rational curve fitting of the data
Ĥν,k using a multivariate parametric macromodeling
scheme, and obtain a state-space realization (5) of the
LTFM;
4) compute Y 0DC(λ̂k) from (12) and ∆DC(λ̂k) from (13)
over the discrete parameter grid λ̂k;
5) interpolate the data ∆DC(λ̂k) with a closed-form para-
metric expression ∆¯DC(λ) so that
∆¯DC(λ̂k) = ∆DC(λ̂k) (14)
6) synthesize a circuit netlist with a standard parameterized
macromodel realization, complemented by DC correc-
tion sources ∆¯DC(λ) connected at its external ports.
Figure 1 depicts the result of this process in terms of high-
level schematic blocks. Next sections provide more details on
our proposed modeling strategy for steps 3), 5), and 6).
The strategy for the determination of the parameter and
frequency grids in step 2) will vary on a case by case basis.
For all CB that we analyzed, the parameter grid points are
collocated on a cartesian grid in the parameter space, with
uniform spacing along any direction, see Sec. IV. About
frequency sampling, the main guideline is to guarantee an
accurate representation of all dynamics over a broad frequency
band ranging from DC up to the highest frequency of interest
for the specific application. Frequency sample distribution and
density will have to track the frequency variations of the small-
signal transfer functions under modeling. For all test cases
reported in this work, we used a uniform logarithmic spacing
with Nd = 20 samples per decade, plus of course the DC
point.
B. Parameterized rational curve fitting
This section presents some further background informa-
tion on parameterized rational curve fitting, in order to set
additional notation for later developments. We consider the
following representation for the parameterized small-signal
macromodel
H(s, λ) =
N(s, λ)
d(s, λ)
=
∑M
m=0Rm(λ)φm(s)∑M
m=0 rm(λ)φm(s)
(15)
where the frequency-dependent basis functions are partial
fractions [13] associated to a set of distinct prescribed poles
qm, defined as φ0(s) = 1 and φm(s) = (s − qm)−1, and
where the parameter-dependent coefficients are expressed as a
superposition of multivariate basis functions ξ`(λ) as
Rm(λ) =
L∑
`=1
Rm,`ξ`(λ), rm(λ) =
L∑
`=1
rm,`ξ`(λ) (16)
with constant and unknown coefficients Rm,` and rm,`. The
representation (15) is quite general, since it provides an
implicit parameterization of M -th order rational matrices with
both parameter-dependent poles and residues [22], [24], [32].
Several choices are possible for the basis functions ξ`(λ),
such as monomials, orthogonal polynomials, or finite elements
defined over structured or unstructured grids in the parameter
space [22]–[30]. In this work we use standard monomials, as
in Response Surface Modeling [33], by setting
ξ`(λ) =
∏
i
λ
κ`,i
i (17)
with i spanning the number ρ of free parameters (components
of λ), with ` interpreted as a global index spanning the set of
all multivariate monomials including powers up to Li − 1 of
the i-th parameter λi. The determination of Li is discussed in
Sec. III-D. The total number of basis functions is therefore
L =
ρ∏
i=1
Li . (18)
The choice of polynomials is justified here by the expected
smooth parameter dependence for the structures of our interest.
This will be confirmed by all examples of Sec. IV. This choice
is however not restrictive, since the same procedure can be
applied without any modification to different parameterization
schemes based on general basis functions ξ`(λ).
Given the set Ĥν,k of small-signal transfer matrices available
at the frequency points ω̂ν and parameter grid values λ̂k, the
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ized parametric Sanathanan-Koerner (SK) iteration [24], [34],
which minimizes the following cost function
E2µ =
N∑
ν=1
K∑
k=1
∥∥∥w(µ)ν,k [N(µ)(ω̂ν ; λ̂k)− d(µ)(ω̂ν ; λ̂k)Ĥν,k]∥∥∥2
(19)
at each iteration µ = 1, 2, . . . , where the iteration-dependent
weight w(µ)ν,k is defined as the inverse of the denominator
estimate available at the previous iteration
w
(µ)
ν,k =
[
d(µ−1)(ω̂ν ; λ̂k)
]−1
(20)
with the initialization w(0)ν,k = 1. The above SK formulation is a
standard approach in linear and parameterized macromodeling.
It allows to cast a global nonconvex optimization problem
as a sequence of linearized problems (19), since the residual
whose norm is being minimized at each iteration is an affine
combination of the free variables Rm,` and rm,`. Therefore,
the numerical solution of (19) does not involve particular
difficulties, requiring a simple linear least squares solver. There
is however an additional difficulty, due to the fact that (19)
will minimize the least squares error, without any control
over the accuracy of the fitted model at prescribed frequency
points, including DC. For our application, which requires an
exact representation of the DC response of the small-signal
macromodel, we need a better control.
C. DC enforcement and correction
The DC response of the parameterized macromodel is
readily computed from (15) as
H(0, λ) =
N(0, λ)
d(0, λ)
=
∑M
m=0Rm(λ)φm(0)∑M
m=0 rm(λ)φm(0)
. (21)
Denoting with
Ĥ0,k = H(0; λ̂k) (22)
the DC value of the linearized response of the original system,
which is easily extracted or extrapolated from a circuit solution
of the original schematic, we can enforce the parameterized
macromodel to match exactly this DC response by adding the
following set of equality constraints
M∑
m=0
Rm(λ̂k)φm(0)− Ĥ0,k
M∑
m=0
rm(λ̂k)φm(0) = 0 (23)
for k = 1, . . . ,K to the linear least squares problem (19).
The constraints (23) are also expressed as affine combinations
of the decision variables. Therefore, the minimization of (19)
subject to (23) is easily achieved through any standard solver
for linearly-constrained linear least squares problems.
Once the macromodel coefficients are available, we proceed
with the computation of the DC bias correction sources
using (13), for each of the available parameter grid values λ̂k.
Then, a parameterized set of DC correction sources is defined
as a superposition of the basis functions ξ`(λ) as
∆¯DC(λ) =
L∑
`=1
∆¯`ξ`(λ). (24)
The coefficients ∆¯` are computed by enforcing the fit-
ting/interpolation condition (14) for each k, which requires
the solution of a further linear least squares system.
D. Order selection
The determination of a correct dynamical order M (num-
ber of poles) and number L of parameter-dependent basis
functions is very important to obtain accurate macromodels
with minimal complexity. In general, model accuracy increases
when increasing M and L. However, it is important to limit the
number of basis functions in order to avoid overfitting condi-
tions. Since an a priori determination of the orders required for
tracking both frequency and parameter variations is generally
not available, we determine these orders adaptively during the
construction of the macromodels, through the following steps
1) We first consider an independent rational function fit
for few small-signal scattering responses corresponding
to selected parameter grid points (e.g., the nominal
configuration and all corners of the parameter range).
A standard VF run is used in its implementation [14]
for iteratively increasing the rational function order until
all such responses are independently fitted with a satis-
factory accuracy. The selected model order M is thus
defined as the order that guarantees that nominal and
corner individual fits fall uniformly below a prescribed
accuracy threshold.
2) We extract the pole set qm from the order-M rational
macromodel corresponding to the nominal parameter
configuration (typically the center of the parameter range
of interest), and we use it in the construction of the
parameterized SK iteration (15).
3) The polynomial order Li required for tracking the vari-
ations induced by each component λi of the parameter
vector λ is determined by fitting, via independent param-
eterized SK iterations, one-dimensional subsets of small-
signal responses, by freezing the remaining parameter
components λj 6=i to their nominal value. Also in this
case we iteratively increase Li until the accuracy is
satisfactory.
4) The multivariate polynomial order L is then determined
from the individual orders Li based on representa-
tion (17), and the multivariate SK iteration (19) is run
to compute the final parameterized macromodel.
5) The same procedure of step 3) is used to approximate
the DC correction sources via (14).
E. Computational complexity
We discuss here the complexity of the model extraction
procedure. The relevant parameters are: number of ports P ,
number of frequency samples N , total number of samples
in the parameter space K, model dynamical order M , and
total number of polynomial basis functions L, defined in (18).
The step that dominates the identification process is the
minimization of the SK cost function (19), which requires a
least squares solution. The associated matrix has size Nr×Nc,
with Nr = 2P 2KN + 1 and Nc = L(M + 1)(P 2 + 1).
Since typically Nr  Nc, the CPU cost for the LS solution
6scales as O(αN 2rNc), with a constant α that depends on
the particular implementation. In case the number of ports
P exceeds few units, this complexity can be decreased by
independently fitting each individual transfer function element,
leading to a CPU cost scaling as O(P 2) instead of O(P 6).
From the above scalability estimates, it becomes evident
that the proposed approach can only be applied with a limited
number of concurrent parameters ρ, say few units, otherwise
the model identification will suffer from a curse of dimension-
ality. The same consideration applies to the polynomial order
Li for each considered parameter. The approach is effective if
also Li is limited to few units, say up to ten, in order to limit
both computational complexity and numerical ill-conditioning
during model identification. Should a higher order be required
(a situation that never occurred in the analyzed testcases), then
the overall modeling approach would become ineffective.
F. Macromodel representation and synthesis
The above described procedure results in a DC compli-
ant parameterized small-signal macromodel H(s, λ) defined
in (15), plus a set of parameter-dependent DC correction
sources ∆¯DC(λ) defined in (24). These two block elements
are connected as in Fig. 1. The final step consists of casting
these expressions in a form that can be used in a circuit solver
of the SPICE class.
For the small-signal macromodel part, the detailed deriva-
tion in [24], see also [35]–[37] shows that H(s, λ) can be
easily converted into a parameterized descriptor form
E ˙˜x(t;λ) = A(λ)x˜(t;λ) +B(λ)u˜(t), (25)
y˜(t;λ) = C(λ)x˜(t;λ)
where the parameter-dependent matrix elements correspond
one-to-one with the coefficients Rm(λ) and rm(λ). Since
polynomial basis functions ξ`(λ) are used in our expansion,
a SPICE synthesis of these equations is straightforward using
elementary dependent sources with polynomial gain. The same
consideration and synthesis applies for the DC correction
sources ∆¯DC(λ). The components of the resulting macro-
model netlists are thus defined as closed-form functions of the
external parameters. At runtime, these parameters are known
and fixed (e.g., ambient temperature or nominal Vdd), so that
each macromodel instance becomes fully specified, with all
components characterized by a fixed numerical value.
G. Stability and passivity
The proposed macromodeling flow is applied here to
describe the linearized behavior of active nonlinear CB’s.
Therefore, passivity verification and enforcement –a standard
requirement in linear macromodeling applications (see e.g.
[16]–[19])– is not required at all since the original CB is
not a passive device when characterized through small-signal
transfer functions. Should the application at hand require
a guaranteed passive parameterized macromodel, a passive
parameterization should be used instead of (15). See [27]–[30]
for more details.
Conversely, uniform stability is important for any subse-
quent transient analysis. All macromodel poles (which depend
Fig. 2. Left panel: using a coarse grid (dots) for model identification may
lead to parameterized pole trajectories (dashed line) leaking into the right
hand complex plane. Right panel: grid refinement constrains the parameterized
poles into the stable region.
Fig. 3. Schematic of the single NMOS transistor testcase.
on the parameters λ) should be confined into the left half
complex plane for any value of the parameters within the
admissible range. A simplistic approach to enforce uniform
stability is to not parameterize the poles at all, at the price
of a reduced accuracy and generality of the small-signal
macromodel. This is easily achieved by removing in (15) the
dependence on the parameters λ of the denominator coeffi-
cients rm(λ), see [20]. In general, necessary and sufficient
criteria that are able to guarantee uniform stability without
compromising the macromodel accuracy, e.g. by imposing ad-
ditional structure in the model equations, are still not available.
Guaranteed stable non-parameterized macromodels (11) for
any fixed parameter value are easy to obtain, see [13]. When
introducing the external parameters λ, the essential condition
for preserving uniform stability is to start with a sufficiently
dense parameter grid λ̂k, so that all system poles are tracked
with sufficient resolution between grid values. Figure 2 pro-
vides an intuitive illustration that instability may occur for
coarse grids due to insufficient knowledge of the original
system dynamics between grid values. A proper dense grid
facilitates the enforcement of uniform stability.
In our implementation, after computing an initial parameter-
ized macromodel (15), we compute the macromodel poles, i.e.,
the generalized eigenvalues of pencil (E,A(λ)), over a dense
grid in the parameter space. Note that this verification involves
a minimal cost due to the compact size of the macromodel.
Should unstable poles be detected for some parameter value
λ∗, the identification grid λ̂k is enlarged by adding λ∗ and the
macromodel is recomputed. This last repeated fitting stage was
never required for all application examples that were tested.
IV. EXAMPLES
The effectiveness of the proposed methodology is demon-
strated on several examples from a state-of-the-art low-power
7and high-performance CMOS technology. The first two cases
are very simple: a single NMOS transistor and a two-stage
buffer. These examples are mainly used as a proof of concept.
The third example is instead a fully implemented circuit block,
namely a Low Dropout Voltage regulator used in a commercial
3G transceiver design. One last example presents a simple
system-level scenario, showing significant speedup in transient
simulation when multiple reduced-order macromodels are used
to replace the corresponding transistor-level CB’s. In all cases,
the accuracy of the macromodels is demonstrated through
reference frequency-domain or time-domain responses, ob-
tained either by numerical SPICE simulations of full transistor-
level netlists, or by alternative modeling approaches. The
construction of the macromodels for all examples was per-
formed in the MATLAB software environment, running on a
notebook (2.7 GHz clock, 16GB RAM, Windows 7, 64bit).
All circuit simulations were instead performed on a Linux
server (2.6 GHz clock, 160 GB RAM), where the required
circuit simulation software and related component libraries
were available.
We remark that, although the test cases that we discuss in
this paper are intended for RF applications operating in the
microwave range, the bandwidth over which the macromodels
are validated is much broader. In fact, since the models are
here intended for Signal and Power Integrity analysis and
verification, we should consider that the spectrum of noise
that might be injected into the system from various sources
(EMI, resonances of the global power distribution network,
etc. . . ) can be significant in very different frequency bands. In
fact, most often chip-package-board resonances induce noise
that may have significant spectral components even at lower
frequencies. If the transistors that form the circuit blocks
are biased with a voltage that oscillates due to a broadband
noise disturbance, the functional RF performance of the entire
system will be affected. Therefore, the type of analysis that
we target require an accurate characterization in a very broad
frequency band, and not only in the microwave range or in
a small bandwidth around the carrier frequency. For these
reason, all macromodels will be validated from DC up to a
very large upper frequency, so that also the high-frequency
asymptotic behavior can be verified.
A. A NMOS transistor
The first example illustrates the proposed methodology on
a single NMOS transistor, for which a small-signal linearized
model is derived using the source-drain bias voltage Vds as a
free parameter. A three-port configuration is considered, where
port one is the drain, port two the gate, and port three the bulk,
all referenced to the source, as depicted in Figure 3. This is the
typical test pattern used to characterize field effect transistors.
Because of the technology used Vth ≈ 0.6 V, the NMOS is
biased with Vgs = 1.2 V and Vbs = 0 V. As a consequence, a
sweep of Vds from 0.8 V to 1.2 V explores the linear region
of the NMOS characteristic.
A comparison of the small-signal S12 response of the
original device with the corresponding parameterized model is
reported in Fig. 4 for a Vds sweep ranging from 0.8 V to 1.2 V.
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Fig. 4. Magnitude (top) and phase (middle) of S12 for the parameterized
small-signal NMOS model (blue solid lines) compared to the corresponding
original responses (dashed red lines), plotted for different values of the
parameter Vds ranging from 0.8 V to 1.2 V. The S12 is the response with the
smallest values at DC for a sweep of the Vds. This result demonstrates the
effectiveness of the proposed DC enforcement strategy. Bottom panel reports
the frequency-dependent relative approximation error between macromodel
and original responses, for all parameter configurations (both identification
and validation points).
This figure demonstrates that, even if the dynamic variation
of the responses is very large, the proposed DC enforcement
strategy is able to guarantee a very accurate macromodel, even
at low frequencies where the magnitude response is very small
(lower than −150 dB).
Figure 5 shows the computed parametric correction source
to be applied to the input port (Gate) for DC compliance. Only
the points marked with red squares (K = 21 points, with linear
spacing within the investigated Vds range) were used for the
macromodel identification, whereas the blue crosses indicate
additional validation points (20 in total) used to verify the
interpolation. As expected, the dependence of this correction
source on Vds is very smooth and therefore well captured
by a low-order interpolation. The parameterized model has
dynamical order two, while both numerator and denominator
polynomial bases (15) have degree two. Finally, Fig. 6 reports
the parameterized macromodel (real) poles, that for this simple
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Fig. 5. Parametric DC current correction source (Gate) for the small-signal
NMOS model, plotted as a function of Vds.
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Fig. 6. Parameter-dependent poles of the small-signal NMOS model.
device show a weak and smooth dependence on the free
parameter Vds as a consequence of the small variation of
charges in the MOS channel while working in the linear
region. The construction of the parameterized macromodel
required only two seconds, while the extraction of the small-
signal scattering parameters required a fraction of a second.
B. A two-stage buffer
The second example is the two-stage buffer depicted in
Fig. 7. For this test case, two parameters are used: the supply
voltage Vdd ∈ [0.7, 1.2] V and the ambient temperature, in the
range T ∈ [−25◦, 125◦] C. The grid of parameter values used
for model identification was defined with six points along Vdd
and 26 points along T with linear spacing, thus defining a
Fig. 7. A two-stage buffer with specification of the adopted port numbering.
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Fig. 8. S22 for the parameterized small-signal buffer model (blue solid lines)
compared to the corresponding original response (dashed red lines). In the
top panel, the temperature T is fixed to 20◦C and Vdd sweeps from 0.7 V
to 1.2 V, while in the middle panel, Vdd is fixed to 0.75 V and T sweeps
in the range −25÷ 120◦C. S22 is presented being the S-parameter with the
largest variation induced by both parameters Vdd and T . Bottom panel reports
the corresponding relative approximation errors for all parameter grid values
(both identification and validation).
5× 25 regular mesh. The centers of the resulting rectangular
patches in the parameter domain were used as additional points
to validate the interpolation. Due to the very simple circuit
topology, the extraction time of S-parameters required less
than a second.
The accuracy of the parameterized macromodel is demon-
strated by comparing the small-signal S-parameter S22 (cor-
responding to the Vdd pin) of the original buffer to the
macromodel response for two sweeps of Vdd and T in the
two panels of Fig. 8. For this example, we used a dynamical
order four, with both numerator and denominator polynomial
bases (15) having degree two.
Figure 9 depicts the parameterized DC correction sources
at the supply and output ports of the buffer, comparing
the raw data with the interpolated model. Considering that
temperature effects in transistors models are described by
low degree polynomials (two or three at most), these two
dimensional correction functions can be expected to be smooth
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Fig. 9. Parameterized DC correction sources for the supply (top) and output
port (bottom) of the two-stage buffer.
as well thanks to the proposed explicit DC constraint in
the macromodel fitting. Therefore, a low-order interpolation
scheme is appropriate. We used for this example a multivariate
polynomial of order two, leading to a root mean square
error of the polynomial interpolation less than 10−5. Overall
macromodel identification required 55 seconds.
C. A Low Dropout (LDO) voltage regulator
The next example is a Low Dropout (LDO) voltage regula-
tor, whose transistor level schematic is taken from a com-
mercial 3G transceiver design. A high-level block diagram
is depicted in Fig. 10. This device is intended to provide a
stabilized output voltage, under control of external settings
provided by a logic unit. The parameter that is considered
is again the supply voltage Vd ∈ [1.2, 1.7] V. For such a
sweep of Vd and using a reference voltage of 0.6 V, the
LDO works in the linear region of the characteristic. The
original schematic includes hundreds of transistors, therefore
a reduced-order macromodel is desirable to reduce complexity
and runtime in system-level simulations. We remark that the
Feedback
Circuit
Control
Circuit
P2, VSFG
P1, VE
P3, 7PVU
Fig. 10. High-level block diagram of a Low Dropout Voltage regulator, with
associated port numbering.
TABLE I
TRANSIENT SIMULATION RUNTIME FOR DIFFERENT LDO MODELS AND
CORRESPONDING SPEEDUP FACTORS.
LDO model Elapsed time SpeedUp
Transistor-Level 1h 5m 33s
S-parameters 7m 35s vs TL: 8.64×
LTFM 48.67s vs TL: 80.8×; vs S-pars: 9.35×
only information used for macromodel computation consists of
a set of small-signal S-parameters and additional DC sweeps,
both defined at the external ports, computed through SPICE
runs. No information on the internal transistor-level description
is used for macromodel identification, which is thus purely
black-box. The evaluation small-signal S-parameters for a
single value of Vd required a SPICE runtime of 2.9 seconds,
leading to an overall extraction time for a full parametric
sweep of about 75 seconds.
A representative scattering response of the computed pa-
rameterized macromodel is compared to the corresponding
small-signal scattering response of the transistor-level netlist
in Fig. 11. Also for this case, we see that an excellent accuracy
is achieved for all values of the parameter Vd within the
range of interest. The parameterized model has dynamic order
16, while numerator and denominator polynomial bases (15)
have respectively degree three and two. Figure 12 shows the
computed parametric correction source to be applied to the
power supply port (Vd) for DC compliance. Only the points
marked with red squares (26 in total, linearly spaced in the
parameter range of interest) were used for the macromodel
identification, whereas the blue dots indicate additional 25
validation points used to verify the interpolation.
We now turn to the transient analysis of the synthesized
parameterized macromodel. We excited port one of the LDO
with a noisy signal obtained as a superposition of
• a Pseudo-Random Binary Sequence (PRBS) with period
10 µs, rise and fall time τ = 4 µs, Vmin = 1.23 V and
Vmax = 1.25 V;
• another 25 MHz PRBS of 3 mV amplitude;
• a 200 kHz tone of 4 mV amplitude;
• a 16 MHz tone of 2 mV amplitude;
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Fig. 11. Real (top panel) and imaginary (middle panel) part of S33 for
the parameterized small-signal LDO model (blue solid lines) compared to
the corresponding original responses (dashed red lines), plotted for different
values of the parameter Vd ranging from 1.2 V to 1.7 V. The depicted S33
element is characterized by the largest variation induced by Vd. Bottom panel
reports the corresponding relative approximation errors for all parameter grid
values (both identification and validation).
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Fig. 12. Parametric DC current correction source at the power supply port Vd
for the small-signal LDO model, plotted as a function of Vd. Similar results
are obtained for the current correction sources on the other ports.
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Fig. 13. Transient analysis results for the LDO circuit block excited by a
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Fig. 14. Comparison between proposed macromodel and [9] for two different
validation inputs. Top panel: noisy signal (see text); bottom panels: falling and
rising transitions of a 10 kHz square wave.
• a 50 MHz tone of 1 mV amplitude;
with a random relative phase shift between the three tones.
This signal is representative of the actual fluctuations that
affect the input to the LDO during normal operation. Four
different transient simulations were performed over a 500 µs
time span, using the following different LDO models:
• the full transistor-level CB;
• the small-signal S-parameter model, run by feeding the
circuit solver directly with the frequency samples; the
adopted solver performs the transient analysis by direct
convolution with the sampled impulse response obtained
by inverse FFT;
• the proposed DC-corrected small-signal LTFM macro-
model;
• the small-signal LTFM macromodel without DC correc-
tion.
A snapshot of the corresponding transient results is provided
in Fig. 13, whereas the runtime required for each simulation
and the corresponding speedup factors are reported in Table I.
From these results, we note that the proposed macromodel
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(whose construction required only 12 seconds) outperforms in
terms of runtime the transistor level model, with a speedup of
80.8×. A significant speedup of 9.35× is obtained also with
respect to the direct use of S-parameter samples in the solver.
Of course, since S-parameter samples are not parameterized,
any new simulation with different parameter settings would re-
quire a new small-signal extraction. This step is not necessary
with proposed parameterized macromodel, which just needs
to be instantiated for the desired parameter configuration.
Figure 13 also demonstrates that without DC correction the
proposed model is incorrect (the corresponding root mean
square error with respect to the TL results is RMS = 0.84 mV,
mainly due to the incorrect DC bias). The DC-corrected model
is also more accurate (RMS = 0.10 mV) than the direct
S-parameter simulation (RMS = 0.21 mV), mainly due to
the discretization and preprocessing errors performed by the
circuit solver in the computation of the impulse responses.
The proposed approach is now compared to the state of the
art behavioral modeling technique [9]. The latter approach, as
implemented in the software suite [38], constructs nonlinear
macromodels starting from transient input and output sampled
signals, with a prescribed degree of nonlinearity and dynamic
order. Therefore, the objective is much more general and ambi-
tious than ours. Nonetheless, we used the implementation [38]
to derive a linear macromodel (dynamic order five) for the
LDO, using a subset of samples from the transistor-level CB
response to the above noisy input as identification signal. The
top panel of Fig. 14 compares the two macromodel responses
to a validation signal (a different subset of samples from the
same noisy input). We see that the accuracy is good for both
approaches.
A reduced dynamic order 5 was sufficient for the model
from [9] since the input signal excites the system on a
restricted frequency band. Therefore, we do not expect this
model to be accurate for more general validation signals.
This is in fact confirmed in the bottom panel of Fig. 14,
where the macromodel responses are compared for a different
input signal (a single 10 kHz square wave, exciting slower
dynamics). The differences are now clearly visible. We could
not succeed in enhancing the accuracy of the model [9] by in-
creasing model order, essentially due to memory limitations in
the identification process. This limitation may become severe
when trying to model broadband dynamics from time sampled
data, due to the very large number of required input/output
samples. A frequency-domain identification as we suggest in
this work is more robust and flexible in this case. We therefore
conclude that our approach is more accurate and effective
than [9] for the specific class of (linearized, broadband, and
parameterized) models of our interest.
The real benefit of the proposed methodology should be
addressed on complex system level simulation scenarios: re-
placing several CB with parameterized-LTFM can lead to a
tremendous complexity reduction while preserving the accu-
racy of the simulation. This is illustrated by next example.
D. A system-level simulation testcase
This last example illustrates a common signal-integrity
verification scenario, depicted in Fig. 15. The output from a
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Fig. 15. A system-level simulation testcase.
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differential LNA in a base-band receiver chain is amplified and
filtered using an OA. Signal quality and noise rejection are of
paramount importance since the analog output from the OA is
fed to an A/D converter, whose output is passed to a Digital
Signal Processing block. The main purpose of the LDO is to
reject any broadband disturbances on its voltage input Vd, due
to cross-talk or external noise sources. The output of the LDO
must be a stable supply voltage Vdd for the OA. In order to
verify the noise rejection properties of the full system, a multi-
tone multi-amplitude aggressor signal is added to a 50 kHz,
20 mV PRBS and used as disturbance on the Vd input of the
LDO. At the same time, we feed the input of the OA with
a 4 MHz trapezoidal wave. We want to observe the induced
variations on the supply voltage of the OA, as well as its output
signal.
We processed both LDO and OA by the proposed parame-
terized small-signal macromodeling algorithm, producing two
LTF models. The LDO model was as described in Sec. IV-C,
whereas for the OA we used a dynamic order 11 with numera-
tor and denominator polynomial bases with order one and two,
respectively. These models were connected as in Fig. 15. We
then performed a transient simulation up to 0.25 ms with a
circuit solver using both the full transistor-level circuit blocks
for all system parts, as well as replacing LDO and OA with
their corresponding LTF macromodels. The full transistor-level
simulation required 43 minutes, whereas the macromodel-
based netlist required only 29 seconds. The corresponding
88× speedup factor was achieved at no loss of accuracy, as
demonstrated in Fig. 16 and Fig. 17. These figures show for
the OA and the LDO the corresponding input signals at the
OA noninverting input and at the LDO Vd input (top panels).
Bottom panels show, respectively, the OA and the LDO output,
by comparing the full transistor-level results with the LTFM
results obtain by enabling and disabling the DC correction.
The simulation with the DC-corrected LTFM models is able
to reproduce with excellent accuracy the full transistor-level
results.
V. DISCUSSION, APPLICABILITY, AND LIMITATIONS
A. Application scope and limitations
The modeling methodology presented in this paper is fo-
cused on those analog and RF circuit blocks which are de-
signed to operate as linearly as possible in a specified operating
region. Lots of design efforts are normally spent (especially in
advanced CMOS technologies) to achieve a certain specified
level of linearity and to suppress as much as possible frequency
mixing or conversion effects in the prescribed operating range.
To validate the limits of linear behavior, many simulation and
measurement methods have been established and are adopted
in industrial design flows; examples are third-order intercept
point (IP3), 1 dB compression point [10], or X-parameters [7].
Any circuit that complies with the local linearity assumption
is a good candidate for the proposed modeling approach.
The design of a semiconductor system typically starts with
the identification of smaller fundamental sub-blocks. For each
sub-block, specifications and environmental/boundary condi-
tions are given, fixed, and used as a reference for its design.
Ad-hoc testbenches are setup and used to verify stability,
linearity, gain and several other key figures of merit that are
usually target of specification. Inevitably, in case a sub-block
is used in different bias and/or load conditions, compliance
to specifications and system functionality are not anymore
guaranteed: changing the environment conditions would nor-
mally require a complete re-design of the sub-block and of
any corresponding simulation models.
The above statements provide a clear scope for applicability
of proposed approach: the linearized macromodels are not
intended to represent the general behavior of a complex CB
under arbitrary termination and simulation conditions; they
are rather intended to speedup transient analysis within the
well specified loading and biasing conditions that are required
for the application at hand. We remark that the particular
CB’s that are considered in this work are usually analyzed
by small-signal S-parameters. Our approach enables an effi-
cient transient simulation of such devices, without having to
extract their small-signal S-parameters and convert them to a
transient simulation model for any new parameter instance.
An example was discussed in Sec. IV-C, showing that our
proposed approach leads to faster and more accurate transient
simulations with respect to a direct use of S-parameter files in
the circuit solver.
We finally remark that the proposed technique is applicable
only when the small-signal dynamic behavior of the CB is
characterized by a smooth dependence on the parameters, so
that different biasing and operation modes admit a common
model structure, as the adopted parameterized SK form. In
particular, the assumption of a common dynamic order (num-
ber of poles) must be verified throughout the parameter space.
If this assumption is violated, then alternative model structures
should be used.
B. Port variables and parameters
Some remarks are in order about the parameters λ that the
proposed models depend on. It should be emphasized that
these parameters are intended and must be considered as static
variables that, once instantiated, will never change during any
transient simulation of the model. Let us consider for instance
the nominal supply voltage Vdd, which is used as a parameter
in several test cases. We consider Vdd as a parameter, since
the devices of our interest are typically programmable by
external digital control circuitry, that may decrease or increase
the power supply, e.g., to reduce power consumption. The
small-signal responses of the CB depend of course on the bias
point induced by the particular value that is selected for Vdd
within its admissible range [Vdd,min, Vdd,max], defined in the
simulation testbench. Our proposed model enables fast (small-
signal) transient analysis of the CB at that prescribed bias
point, which in turn is not intended to vary during the transient
analysis. This is not to say that the voltage signal at the supply
port vd(t) is fixed and constant. We do model the small-
signal variations of the vd(t) signal around its nominal (fixed)
value Vdd by means of a linearized transfer function model.
Therefore, e.g. power integrity analyses are allowed, provided
that the variation of the power supply voltage remains small
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such that a linearized description is adequate. The last example
of Sec. IV-D shows indeed a typical application scenario,
where the nominal supply has a prescribed fixed value within
the admissible range. A small-signal noise is injected and
superimposed to the nominal supply voltage. Our linearized
model is able to predict with good accuracy how such noise
perturbations are mapped to the other circuit ports.
C. Global stability and passivity
A completely different scenario and a completely different
modeling approach would be required if the parameters λ were
time-varying as λ(t), as a result of some feedback mechanism
from the circuit block itself or from its terminations. Continu-
ing on the example of the supply voltage, this situation would
arise under large-signal operation, such that the splitting of
the supply voltage vd(t) into a fixed constant term Vdd plus
small variations v˜d(t) would not apply. In such case, a fully
nonlinear modeling approach would be required, such as [4],
[5], [7]–[9]. In particular, suitable care should be placed on the
certification of global stability [9] and even global passivity,
provided that the entire semiconductor system is characterized
by the complete set of input and output signals at all ports at
which it interacts with the environment.
A general solution to the problem of black-box nonlinear
dynamic behavioral modeling (with stability and passivity
constraints) is an extremely challenging goal, for which no
satisfactory answer is yet available. However, special features
of specific classes of structures may allow for problem sim-
plification and approximate formulations, in terms of model
representation and/or parameterization schemes, required num-
ber of degrees of freedom for tracking a particular variation
(frequency of parameter domain), as well as identification
algorithms, thus enabling ad hoc solutions for complexity
reduction by behavioral modeling. This paper suggests indeed
such an ad hoc solution.
The focus of this paper is on structures found in RF circuit
blocks in wireless transceiver chains. Part of the feasibility
analysis that is documented in the paper is indeed the verifi-
cation that for typical structures in this class, the number of
required basis functions (equivalently, the polynomial order for
parameter-induced variation within the proposed macromodel-
ing framework) is not excessive, due to the smoothness of the
nonlinear maps being approximated. The same applies for the
dynamical order (the number of poles). Should the class of
structures under modeling change, so that abrupt nonlinearities
arise, then different choices of basis functions or even different
overall model structures will be in order.
The proposed macromodeling approach has another poten-
tial limitation. As discussed in Sec. III-G, it is relatively easy
to enforce uniform stability of the macromodels throughout the
parameter range of interest and within the boundary conditions
enforced by their simulation testbenches. However, it may
be conceivable that the stability of each specific macromodel
is not sufficient to guarantee global stability in system-level
simulations. In fact, even if the underlying transistor level
netlist is verified to be stable within its simulation testbench,
the small approximation errors that inevitably arise in the curve
fitting process might lead to destabilization. Our only present
possibility to prevent such situation is to keep these approxi-
mation errors small over a broad frequency band. Macromodel
stability during transient analysis was verified a posteriori on
a set of relevant examples, but no explicit conditions were
enforced in the construction of the macromodel in order to
prevent destabilization.
The occurrence of instability in a transient analysis is
strongly dependent on all terminations providing feedback
into the macromodel ports. For the simpler case of linear
interconnect modeling, passivity conditions on each individual
model are sufficient to guarantee global stability, hence the
interest in linear passivity enforcement schemes in the last
few years [16]–[19]. In the present context, where multiple
macromodels of nonlinear possibly active blocks can be in-
terconnected, more sophisticated and specialized conditions
must be enforced during the construction of macromodel, see
e.g. the initial investigations in [9]. Moreover, existing results
that are commonly used in robust control design, such as the
Small Gain Theorem [36], are too conservative to be applied in
this context. As a conclusion, the problem of global stability
enforcement in nonlinear macromodeling is definitely open
and requires major future research efforts.
VI. CONCLUSION
This paper presented a systematic methodology for the ex-
traction of compact parameterized small-signal macromodels
of complex circuit blocks typically found in Mixed-Signal
and RF applications, and designed to operate as linearly
as possible around prescribed operating points. Such local
linearity assumptions are verified during the circuit design
process by means of dedicated testbenches, in which bias and
load boundary conditions are opportunely set. Thanks to an
explicit constraint on the DC response and to the inclusion
of parameterized DC correction sources, the proposed macro-
models can seamlessly replace the corresponding transistor
level schematics in system-level Signal and Power Integrity
verifications, leading to a significant speedup in the computing
time required by transient simulations.
The feasibility of the proposed approach was demonstrated
on two simple academic examples (a single transistor and a
two-stage buffer from a state-of-the-art CMOS technology) as
well as on a complex circuit model of a Low Dropout voltage
regulator, taken from a real 3G transceiver design. The avail-
ability of accurate and efficient macromodels is a key enabling
factor for comprehensive system verification, allowing a fast
systematic analysis of the large number of configurations and
operation modes required by modern digitally-programmable
systems.
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